
Table 3-6.
Address Key
Address
A N
Don’t Care Bits
AT25080A
A 9 –A 0
A 15 –A 10
AT25160A
A 10 –A 0
A 15 –A 11
AT25320A
A 11 –A 0
A 15 –A 12
AT25640A
A 12 –A 0
A 15 –A 13
4. Timing Diagrams
Figure 4-1.
V IH
CS
V IL
Synchronous Data Timing (for Mode 0)
t CS
t CSS
V IH
t CSH
SCK
SI
V IL
V IH
V IL
t SU
VALID IN
t WH
t H
t WL
t V
t HO
t DIS
SO
V OH
HI-Z
HI-Z
V OL
Figure 4-2.
WREN Timing
12
AT25080A/160A/320A/640A
3347L–SEEPR–06/07